# MAIN-MEMORY HASH JOINS ON MODERN PROCESSOR ARCHITECTURES

Paper by Balkesen, C. et al 6.886 Presentation Slides by Taylor Andrews

#### PRESENTATION AGENDA

- Part 1
  - Background & Problem Motivation
  - o Optimized sequential & parallel hash-join algorithms
- Part 2
  - Experiments
  - Results
  - Discussion

### BACKGROUND: JOIN OPERATION

- Relational algebra operation (natural join: R ⋈ S)
- Focus on one algorithm family
  - "Main-memory hash-based" joins
  - Sequential and parallel variants

Employee			Dept			Employee ⋈ Dept				
Name	Empld	DeptName	9	DeptName	Manager		Name	Empld	DeptName	Manager
Harry	3415	Finance	7	Finance	George		Harry	3415	Finance	George
Sally	2241	Sales	4	Sales	Harriet	<b>→</b>	Sally	2241	Sales	Harriet
George	3401	Finance		Production	Charles		George	3401	Finance	George
Harriet	2202	Sales					Harriet	2202	Sales	Harriet

### PROBLEM MOTIVATION:

Hash-based joins are common but computationally expensive

The canonical sequential form:

DeptName	Manager
Finance	George
Sales	Harriet
Production	Charles




Fig. 1. Canonical hash join.

O(|R| + |S|)

#### **Employee**

	/	
Name	Empld	DeptName
Harry	3415	Finance
Sally	2241	Sales
George	3401	Finance
Harriet	2202	Sales


#### Employee ⋈ Dept

	(10000000000000000000000000000000000000		
Name	Empld	DeptName	Manager
Harry	3415	Finance	George
Sally	2241	Sales	Harriet
George	3401	Finance	George
Harriet	2202	Sales	Harriet

# NO-PARTITION JOIN ALG. (PARALLEL IMPROVEMENT)

- Makes use of P workers
- Divides the creation of shared hash table
- Still random memory access

 $O\left(\frac{1}{p}(|R|+|S|)\right)$ 






Empld	DeptName
3415	Finance
2241	Sales
3401	Finance
2202	Sales
	3415 2241 3401

Fig. 2. No partitioning join.

# PARTITION JOIN ALG. (PARALLEL & CACHE IMPROVEMENT)

- Makes use of P workers
- Divides creation of cache-aligned hash tables
- Better cache efficiency

 $O\left(1/p(|R|+|S|)\right)$  (ideal)



Name	Empld	DeptName
Harry	3415	Finance
Sally	2241	Sales
	_	

Finance

Sales

3401

2202

George

Harriet

**Employee** 

Fig. 3. Partitioned hash join (following Shatdal et al. [9]).

**BARRIER** 

# HW-CONSCIOUS OPTIMIZED RADIX JOIN ALGORITHM


(ideal)

Parallel, Cache & TLB improvements

 $O(1/p(|R| + |S|)\log|R|)$ 

- "Fan out" partitioning pass(es) dividing sub-problems among workers
- Calculates output memory ranges up front to avoid sync!
- Load distribution among threads by task queuing [6]

DeptName	Manager
Finance	George
Sales	Harriet
Production	Charles



Employee

Name	Empld	DeptName		
Harry	3415	Finance		
Sally	2241	Sales		
George	3401	Finance		
Harriet	2202	Sales		

. Fig. 4. Radix join (as proposed by Manegold et al. [10])

#### EXPERIMENTS: SOFTWARE USED

- All various Debian Linux OS (gcc == icc)
- "Bucket chaining" > SIMD, used globally
- Two previous papers' workloads "A" & "B" ([3] & [1])
- Assumed unsorted input (simulate worst case)
- All test sets R and S have foreign key relationship
  - 1 join partner each

# EXPERIMENTS: (DIVERSE) HARDWARE PLATFORMS USED

- Standard Intel Machines
  - o 2 threads / core, shared 64-byte L3
- AMD Machine
  - o 2 cores / module, shared instruction operations + FPU + L2
- Sun UltraSPARC T2
  - o 8 threads / core, shared 16-byte L1, shared 64-byte L2
- High-End Multi-Core (Oracle Sparc T4 and Intel E5-4640)
  - o 4 socket, 8 cores / socket, 8 threads / core, shared 64-byte L3
- See Table 1

#### RESULTS: MAKING OBLIVIOUS MORE CONSCIOUS (TUNED HASH TABLE)




Fig. 7. Cycles per output tuple for hardware-oblivious no partitioning strategy (Workload A; Intel Xeon L5520, 2.26 GHz).





Fig. 5. Original hash table implementation in [3].

0	8	2	24	40 4
hdr	tı	ıple 1	tuple 2	next
5	0			

Fig. 6. Our hash table implementation.

#### RESULTS: MAKING OBLIVIOUS MORE CONSCIOUS

- Aligning packed hash tables to avoid crossing cache lines
- Also tuned prefetching distance parameter
- Minimal returns from aligning alone (random access cost?)



build probe

build probe

build probe

4KiB 2MiB 4KiB 2MiB 4KiB 2MiB 4KiB 2MiB 4KiB 2MiB

n-part w/ prefetch aligned w/ all

Fig. 17. Impact of different optimizations on cycles per output tuple for *no partitioning* using Workload **A** (256 MiB ⋈ 4096 MiB); 8 threads, Intel Nehalem L5520.

Fig. 18. Impact of different optimizations on cycles per output tuple for *no partitioning* using Workload **A** (256 MiB ⋈ 4096 MiB); 16 threads, AMD Bulldozer Opteron 6276.

#### RESULTS: MAKING OBLIVIOUS MORE CONSCIOUS




Fig. 5. Original hash table implementation in [3].

)	8	24	40 48
hdr	tuple 1	tuple 2	next
90			

Fig. 6. Our hash table implementation.

TABLE 4

No partitioning join; cache misses per tuple (original code of Blanas et al. [3] vs. our own implementation).

	Code of [3]		Our	Our code		Our code (cache-aligned)	
	Build	Probe	Build	Probe	Build	Probe	
L2 misses	2.97	2.94	1.56	1.39	1.01	1.00	
L3 misses	2.72	2.65	1.56	1.36	1.00	0.99	

## QUICK ASIDE: HARDWARE PERFORMANCE COUNTERS

- General purpose counters that count events of interest
  - Event selection register
  - Various other control & overflow registers
- Intel details
  - Hardware: Intel SDM Chapter 18
  - Perf. Events: Intel SDM Chapter 19




TABLE 2
CPU performance counter profiles for different radix join implementations (in millions); Workload A

	code from [3]			our code		
	Part.	Build	Probe	Part.	Build	Probe
Cycles	9398	499	7204	5614	171	542
Instructions	33520	2000	30811	17506	249	5650
L2 misses	24	16	453	13	0.3	2
L3 misses	5	5	40	7	0.2	1
TLB load misses	9	0.3	2	13	0.1	1
TLB store misses	325	0	0	170	0	0

#### RESULTS: OPTIMIZED RADIX HW PERFORMANCE PROFILE

- ~10x less instructions
- Less cache misses mostly improving build and probe
- Less TLB misses due to partitioning "fan out" pass(es)
- HW optimized radix performs best (except in a few cases)

TABLE 2
CPU performance counter profiles for different radix join implementations (in millions); Workload A

	code from [3]			our code		
	Part.	Build	Probe	Part.	Build	Probe
Cycles	9398	499	7204	5614	171	542
Instructions	33520	2000	30811	17506	249	5650
L2 misses	24	16	453	13	0.3	2
L3 misses	5	5	40	7	0.2	1
TLB load misses	9	0.3	2	13	0.1	1
TLB store misses	325	0	0	170	0	C

### RESULTS: OPTIMIZED HW-CONSCIOUS RADIX IMPROVEMENTS

- Tolerant across
   number of radix bits
   based on partition
   number (See Figure 8)
- Generally faster from hw-conscious optimization (packing and cache-aligning structs, TLB planning, avoiding calls and derefs)




Fig. 9. Overall join execution cost (cycles per output tuple) for hardware-conscious *radix join* strategy (Workload **A**; Intel Xeon L5520, 2.26 GHz).

#### RESULTS: FINAL RDX OPTIMIZATION (BUFFERING, WRITE COMBINING, & TLB SAVING)




Fig. 19. Partitioning performance comparison when using 4 KiB and 2 MiB pages (Using a single core on Intel Xeon L5520, 2.26 GHz).

#### RESULTS: NO-PART. AND OPTIMIZED RADIX INPUT SIZES




Fig. 12. Cycles per output tuple with varying build relation cardinalities in Workload A (Intel Xeon L5520, 2.26 GHz, Radix join was run with the best configuration in each experiment where radix bits varied from 13 to 15).

#### RESULTS: RADIX PARALLEL SCALABILITY





Fig. 11. Throughput comparison of algorithms on different machines using Workload B. Computed as input-size/execution-time where input-size = |R| = |S|.


# PERFORMANCE OUTLIERS

THREE HW-CONSCIOUS OPTIMIZED RADIX

#### RESULTS: ULTRASPARC T2 NIAGARA PERFORMANCE OUTLIER 1

Figure 10





(b) Workload B (977 MiB × 977 MiB)

# RESULTS: PERFORMANCE OUTLIER 1 (WHEN RADIX IS SLOW)

- Oblivious N-partitioning faster than conscious radix
- UltraSPARC T2 Niagara 8kB virtual memory pages & fully associative TLB
- Extremely efficient thread synchronization
  - Performant ldstub instruction latch implementation

TABLE 3
Latch cost per build tuple in different machines

	Nehalem	Sandy Bridge	Bulldozer	Niagara 2
Used instruction	xchgb	xchgb	xchgb	ldstub
Reported instruction latency in [18], [19] Measured impact	∼20 cycles	$\sim$ 25 cycles	∼50 cycles	3 cycles
per build tuple	7-9 cycles	6-9 cycles	30-34 cycles	1-1.5 cycles

#### RESULTS: PARALLEL SCALABILITY OUTLIER 2

- Note black square and triangle similar perf despite 2x threads
  - Why?
  - SMP not as effective due to lowered cache misses (less core idle time)
- See Figure 13 & 14 & 15




Fig. 13. Performance on recent multi-core servers, Sparc T4 and Sandy Bridge (SB) using Workload **B**. Throughput is in output tuples per second, *i.e.* |SV| execution time.

# RESULTS: PERF. OUTLIER 3 (MORE RADIX THREADS SLOWER)





Fig. 16. Impact of number of threads on Sparc T4 on overall performance for different algorithms. Using Workload **B** (977 MiB × 977 MiB); Oracle Sparc T4.

#### RESULTS: PERF. OUTLIER 3 DUE TO SPARC T4 ARCHITECTURE

• Hardware supports 8 hardware threads using shared core resources (including cache space!)

- Actually induces higher cache misses
- Sometimes, "Less is more for hardware conscious [hash-join] algorithms" (Page 10)



ORACLE

#### CONCLUDING SUMMARY:

- HW-conscious, optimized radix maintains edge
  - Except on certain aggressive SMP hardware including low sync overhead
  - Except with enough core saturation to degrade SMP ability
  - Except when over-threading thrashes shared hardware caches
- Compared hash-join algorithms on real hardware
  - HW-oblivious n-partition through HW-conscious, optimized radix
- Optimized existing oblivious & conscious implementations
  - Packing and tuning the hash table structure
  - o Pointer array indices avoiding calls and mem deref.
- Oblivious hash join algorithms can be competitive, but in special hardware circumstances

#### RELATED WORK:

- Hash-join algorithm content origin, see [6]
- Similar partitioning spirit for aggregation [23]
  - o Different problem, similar hardware findings
- NUMA added complexity: "handshake-join" [24]
- Sort-merge algorithms leveraging sequential memory [4]
- GPU-based join leveraging hardware SMT idea [25]
- Cache oblivious design at the database level [26]

#### THANKS AND DISCUSSION

6.886 Presentation Slides by Taylor Andrews (tandrews@mit.edu)

- What could implementation look like for real databases?
  - o Library?
  - o Service?
- Can additional caching of join results be leveraged?
  - Storage vs. compute costs
- Which other hardware architecture is most interesting?
  - 8 way threading on 8 cores, in 4 sockets (Sparc T4)
  - 2 cores per module, shared instruction operations, FPU & L2 (AMD)
  - 8 way threading on 8 cores, smaller cache lines (Sparc T6)
  - o Ideas for specialized use cases?