Multi-Core, Main-Memory Joins: Sort vs. Hash Revisited

Presenter: Haonan Wang

Slides Credit: CMU 15-721 Spring 2018

haonanw@mit.edu

March 19, 2019

4 0 8

Overview

1 [Background](#page-2-0)

- **•** [Sort vs. Hash](#page-3-0)
- **•** [Motivation](#page-6-0)

2 [Merge - Sort Join](#page-8-0)

- **•** [The basic idea](#page-9-0)
- [Sort Phase](#page-10-0)
- [Merge Phase](#page-22-0)
- [Multi-Way Merge](#page-27-0)

[Experiment](#page-30-0)

4 0 8

 QQ

Section 1

[Background](#page-2-0)

≃

≮ ロ ≯ (イ 団) (イ

重

Subsection 1

[Sort vs. Hash](#page-3-0)

Þ

э × ×

K ロ ト K 伊 ト K

重

There are two main approaches for the PARALLEL JOIN ALGORITHMS: \rightarrow Hash Join

 \rightarrow Sort-Merge Join

History of Hash VS. Sort

- **1970s** Sorting
- 1980s Hashing
- **o** 1990s Equivalent
- 2000s Hashing
- 2010s Hashing (Partitioned vs. Non-Partitioned)
- \bullet 2020s ???

What Is Merge-Sort Join

Sort-merge join algorithm explained

Customers table

Orders table

User id

1

 $\overline{2}$

4

 $\overline{4}$

1. Takes the first row in the left - (1. User#1). Does it have a match in the right ? Yes

Presenter: Haonan Wang (MIT) [Sort vs Hash](#page-0-0) March 19, 2019 6 / 36

SIMD?

What is SIMD?

A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.

$$
\begin{bmatrix}x_1\\x_2\\ \vdots\\x_n\end{bmatrix}\!\!+\!\! \begin{bmatrix}y_1\\y_2\\ \vdots\\y_n\end{bmatrix}\!\!=\!\! \begin{bmatrix}x_1\texttt{+}y_1\\x_2\texttt{+}y_2\\ \vdots\\x_n\texttt{+}y_n\end{bmatrix}
$$

Both current AMD and Intel CPUs have ISA and microarchitecture support SIMD operations.

 \rightarrow MMX, 3DNow!, SSE, SSE2, SSE3, SSE4, AVX

SIMD Makes Sorting Better Than Hashing?

∢ □ ▶ ⊣ n □ ▶

Section 2

[Merge - Sort Join](#page-8-0)

目

K ロ ト K 伊 ト K

э

- • Partition Phase(Optional)
	- \rightarrow Partition R and assign them to workers / cores.
- **•** Sort Phase
	- \rightarrow Sort the tuples of R and S based on the join key.
- Merge Phase
	- \rightarrow Scan the sorted relations and compare tuples.
	- \rightarrow The outer relation R only needs to be scanned once.

つひひ

Subsection 2

[Sort Phase](#page-10-0)

Þ

э × \sim

K ロ ト K 伊 ト K

重

Sorting Networks(1)

目

Þ

∍

4 ロト 4 何 ト 4

Sorting Networks(2)

目

Þ

э × ×

K ロ ト K 伊 ト K

Sorting Networks(3)

目

Þ

4 ロト 4 何 ト 4

Sorting Networks(4)

目

Þ

∍

4 ロト 4 何 ト 4

Sorting Networks(5)

Þ

э × ×

K ロ ト K 伊 ト K

÷,

Sorting Networks(6)

目

重

э × \prec

K ロ ト K 伊 ト K

Sorting Networks Summary(1)

$$
e = min(a, b)
$$
\n
$$
f = max(a, b)
$$
\n
$$
g = min(c, d)
$$
\n
$$
h = max(c, d)
$$
\n
$$
i = max(e, g)
$$
\n
$$
j = min(f, h)
$$
\n
$$
w = min(e, g)
$$
\n
$$
x = min(i, j)
$$
\n
$$
y = max(i, j)
$$
\n
$$
z = max(f, h)
$$

重

э \sim \rightarrow

4 ロト 4 何 ト 4

重

- Always has fixed wiring paths for lists with the same number of elements.
- Efficient to execute on modern CPUs because of limited data dependencies and no branches.

4 0 8

Sorting Network Speed Up With SIMD(1)

Presenter: Haonan Wang (MIT) [Sort vs Hash](#page-0-0) March 19, 2019 20 / 36

Sorting Network Speed Up With SIMD(2)

Presenter: Haonan Wang (MIT) [Sort vs Hash](#page-0-0) March 19, 2019 21 / 36

4 0 8

 \rightarrow

 $2Q$

Sorting Network Speed Up With SIMD(3)

4 0 8

∢ 何 ≯ →

 $2Q$

Subsection 3

[Merge Phase](#page-22-0)

Þ

∍ × ×

K ロ ト K 伊 ト K

重

Bitonic Merge Networks

Presenter: Haonan Wang (MIT) [Sort vs Hash](#page-0-0) March 19, 2019 24 / 36

Þ

Þ

э × ×

4 ロ ▶ 4 母 ▶ 4

Merging Larger Lists using Bitonic Merge

```
Algorithm 1: Merging larger lists with help of bitonic
merge kernel bitonic_merge4 () (k = 4).
```

```
1 a \leftarrow fetch4 (in_1); b \leftarrow fetch4 (in_2);
 2 repeat
         \langle a, b \rangle \leftarrow \text{bitonic\_merge4}(a, b);\mathbf{a}emit a to output:
 \boldsymbol{\Delta}if head (in_1) < head (in_2) then
 К
          | a \leftarrow fetch4 (in_1);6
 \overline{7}else
 \mathbf{R}\vert a \leftarrow fetch4 (in_2);9 until eof (in_1) or eof (in_2):
10 \langle a, b \rangle \leftarrow \text{bitonic\_merge4}(a, b);11 emit4(a); emit4(b);
12 if eof (in_1) then
         emit rest of in_2 to output;
13
14 else
        emit rest of in_1 to output;
15
```
Merging-Sort Tree

Figure 3: Multi-way merging.

4 0 8

 QQ

- in-register sorting, with runs that fit into (SIMD) CPU registers;
- in-cache sorting, where runs can still be held in a CPU-local cache;
- o out-of-cache sorting, once runs exceed cache sizes.

Subsection 4

[Multi-Way Merge](#page-27-0)

≃

活

- In practice, at least some merging passes will inevitably cross NUMA boundaries.
- multisocket systems show an increasing asymmetry, where the NUMA interconnect bandwidth stays further and further behind the aggregate memory bandwidth that the individual memory controllers could provide.

Figure 4: m-way: NUMA-aware sort-merge join with multi-way merge and SIMD.

э

← ロ ▶ → イ 同

District

Section 3

[Experiment](#page-30-0)

Presenter: Haonan Wang (MIT) [Sort vs Hash](#page-0-0) March 19, 2019 31 / 36

重

э × \rightarrow

K ロ ト K 伊 ト K

重

- Intel Sandy Bridge with a 256-bit AVX instruction set.
- Four-socket configuration, with each CPU socket containing 8 physical cores and 16 thread contexts by the help of the hyper-threading.
- Cache sizes are 32 KiB for L1, 256 KiB for L2, and 20 MiB L3 (the latter shared by the 16 threads within the socket).The cache line size of the system is 64 bytes. TLB1 contains 64/32 entries when using 4 KiB/2 MiB pages (respectively) and 512 TLB2 entries (page size 4 KiB). Total memory available is 512 GiB (DDR3 at 1600 MHz).

Scalability

Figure 13: Scalability of sorting-based joins. Workload A, $(11.92 \text{ GiB} \bowtie 11.92 \text{ GiB})$. Throughput metric is output tuples per second, *i.e.* $|S|/$ execution time.

 \leftarrow

Result(1)

4 0 8

 QQ

Result(2)

Figure 18: Sort vs. hash join comparison with extended set of algorithms. All using 64 threads.

Presenter: Haonan Wang (MIT) [Sort vs Hash](#page-0-0) March 19, 2019 35 / 36

Þ

 QQ

The End

活

Þ

∢ ロ ≯ (伊) -

× × ×